Programmable Logic Devices) to implement control logic and state machines. If the design is slow, timing through the EPLD is not crucial so designers often treat the device as a black box. In high speed designs, timing through the EPLD is critical. In these cases a thorough understanding of the device architecture is necessary. This paper discusses lessons learned in the implementation of a highspeed design using the Altera EPMS130.
module employs either the Motorola MC68020 or MC68040 microprocessor. The architecture allows any processor to access another processor's memory space. This is implemented via a global bus and a bus arbitration scheme that allows up to 15 processor modules to carry out interprocessor communication.
An Altera EPLD was used to implement glue logic for the MC68040 based processor module. In addition it had to provide bi-directional bus translation for global accesses to MC68020 based processor modules. This meant that synchronous MC68040 bus cycles and asynchronous MC68020 bus cycles had to be compatible. The EPLD design consisted of five modules: 68040 / 68020 bus translator, bus arbitration module, 2 megabyte RAM controller, watchdog timer and a control module for manipulating 32, 16 and 8 bit data bus multiplexers. The initial design was done in an Altera EPM5128 EPLD. The design was recast into a larger EPM5130 EPLD to eliminate five additional ICs. This freed up critical board space and made the board easier to manufacture. This paper focuses on lessons learned in developing and implementing an EPLD design. They include: 
Black Bo x Rules
From our experience, the Altera EPLD can be treated as a black box if all of the following conditions are met:
1. Input to output propagation delay is greater than two and a half to three times the EPLD prop delay. For example, if you are using a 2% EPLD then substitute 75ns as the "real" prop delay of this part. If your design can withstand this amount of delay you probably don't have to wony about tweaking the architecture. The 75ns time is worst case for one feedback path plus the use of expander terms of the same LAB (Logic Array Block) or one feedback path thru the PIA (Programmable Interconnect Array) to other LABS.
2. On bi-directional signals, the time required between tristating the output driver to asserting the input is greater than twice the prop delay of the EPLD. On a 25ns EPLD you will need 5Ons (worst case) for the output enable to negate the tristate buffer before reconfiguring the pin as an input.
3. On bi-directional signals, time required between input negation and output assertion is greater than twice the prop &lay of the EPLD. If conditions two and three are met you avoid contention between an iRput changing to an output and vice versa inside the EPLD.
4. " c e l l utilization is less than 50% of available macrocells and number of spare pins is greater than 10% of the total I/O pin count. This will keep multiple feedback paths to a minimum. If all the conditions described above are not met then you need to understand the architecture in order to optimize the design.
ExDander T e m Expander terms (for EPM5OOO series parts) can only be shared between macrocells that reside within the same LAB. Expander terms are a "sea of NAND" gates which the compiler will use to create more product terms since each macrocell is limited to 3 "AND" gates feeding one "OR gate. You can, in effect, increase the number of product terms since there are 32 expander term NAND gates in each LAB. There are 16 macrocells in each LAB that share the expander terms. Recall that you can implement any logic with just NAND gates. This is the building block of "real" gate arrays. The expander term NAND gates can be used to create D Flip-flops, D latches and SR latches, however, there is a speed penalty. Also it takes 6 NAND gates to build a D F/F so there is a resource penalty as well. Expander terms can never be shared throughout the entire chip. The compiler will duplicate expander logic in other LABs but will never share expander logic between LABs. This can be confusing when looking at the report file of the design. It may list some expander equations as being shared between LABs. In reality, the logic is duplicated in these LABs, not shared.
All JK, SR and T flip flops are implemented as D flip flops for EPM5OOO series parts.
As a side note there is a "Balancer" algorithm used in the router. It's job is to keep expander term to macrocell usage at a 2:l ratio. Buried macrocells may be used instead of expander terms for implementing combinatorial logic.
You can lump logic together as one megafunction by specifying the CLIQUE option. The compiler will try to put the megafunction logic into one LAB to avoid the PIA delay between multiple LABs. Delay from global clock to output is much shorter than an array clock but it requires a longer setup time which may offset its benefits. If you need to use more than one clock in a LAB you will be forced to use array clocking. As always, don't use gated clocks in your design. It is best to wire wrap all pins on the first prototype EPLD. If the macrocell of a spare I/O pin is used for buried logic, the compiler will automatically attach its output to the spare U 0 pin and you can monitor the signal with a scope. This is why you sometimes see the output of an unused VO pin toggle. If the macrocell of a spare YO pin is not used for buried logic, it can be used as a test pin to pmbe intemal nodes of the chip with an oscilloscope. You must always remember that timing can change when test pins are used in this type of implementation due to signal delay thru the macrocell.
Lavout
Let the compiler choose pin assignments for speed critical designs. It will do a better job of minimizing timing delays than can be done by hand. Once pin assignments have been done, critical nets may need to be assigned to specific macrocells based on timing of feedback routes inside the EPLD. You may want to change pin assignments based on this timing information. You can specify the layout of critical nets for both U 0 macrocells and buried macrocells. U 0 macrocells can be specified thru pin number assignments. Buried macrocells can be specified with the PIN/MC CHIP option in the assignments menu. The problem with tweaking is you may create a timing delay in another portion of the design.
Many times it is hard to estimate how large of an EPLD you need. When working with a prototype board, consider using two EPLD foolprints as illustrated in Figure 3 . The small footprint is for the EPLD you expect to use. The large footprint is available in case a larger EPLD is required.
Since the EPLD pins are wire wrapped it is easy to change configurations and you might save an iteration of a prototype board. The synthesizer will not minimize an MCELL buffer, however, an MCELL buffer does introduce additional signal delay.
The PLA equations are sometimes DeMorganized. Keep this in mind if you have to dig into them. The equations will tell you how macrocell and expander terms are used. This can be helpful when tracking down critical nets. You can specify macrocell assignments and force the fitter to layout the design in a specific manner. An "EXP" in the PLA equation
indicates an expander gate. Keep in mind that equation numbers found in the report file are generated randomly and have no correlation to specific macrocells or LABs.
Design WO n't Fit
There are several reasons why a design won't fit.
1. The pin number assignments are poorly defined requiring multiple feedback paths. Let the compiler make pin assignments.
2 
4.
If a large combinatorial function feeds multiple LABs use an MCELL buffer to keep the "source" logic in one LAB.
Otherwise the compiler will tend to duplicate the logic in each LAB which wastes resources.
There is one major difference between a SOFT buffer and an MCELL buffer. A soft buffer can be minimized out by the logic synthesizer. If the compiler decides that the soft buffer is not needed then it takes it out. There are cases where you don't want the compiler to do this. In those cases you will want to insert an MCELL buffer. The compiler will not remove an MCELL buffer during logic synthesis. This allows you to maintain control in partitioning the design. When performing simulation there are times you will want to attach a probe at a node that may be minimized out by the synthesizer. In those cases use an MCELL buffer to prevent the node from disappearing. You must realize that timing information is no longer accurate when this is done but it does help in troubleshooting functional logic problems.
5.
Of course you can always let the compiler choose a bigger EPLD or partition the design across multiple EPLDs. The rule of thumb is if you partition across several EPLDs, you lose speed due to input / output pad delays and increased signal capacitance.
Summarv
In high speed applications, an in-depth knowledge of the EPLD architecture is beneficial in minimizing timing problems. By paying close attention to internal feedback paths and macrocell layout, many problems can be avoided before a design is verified at the prototype stage.
